mirror of
https://github.com/nasa/fprime.git
synced 2025-12-11 04:35:25 -06:00
36a07dd967
* Implementation of the offsets * Fix comment * Fix spell error * Changing configure interface by addind DividersSet * Update RPI topology * Removing numDivisors from call * Removing memset clear as the constructor handles zeroed initialization * Fixing ASSERT and removing m_numDivisors * Renaming divisersSet to diviserSet --------- Co-authored-by: Simone Morettini <simone.morettini@redwirespaceeurope.com> Co-authored-by: Michael D Starch <Michael.D.Starch@jpl.nasa.gov>
70 lines
2.9 KiB
C++
70 lines
2.9 KiB
C++
#include <Svc/RateGroupDriver/RateGroupDriver.hpp>
|
|
#include <FpConfig.hpp>
|
|
#include <cstring>
|
|
#include <Fw/Types/Assert.hpp>
|
|
#include <cstdio>
|
|
|
|
namespace Svc {
|
|
|
|
RateGroupDriver::RateGroupDriver(const char* compName) :
|
|
RateGroupDriverComponentBase(compName),
|
|
m_ticks(0),m_rollover(1),m_configured(false) {
|
|
|
|
}
|
|
|
|
void RateGroupDriver::configure(const DividerSet& dividerSet)
|
|
{
|
|
|
|
// check arguments
|
|
FW_ASSERT(dividerSet.dividers);
|
|
// verify port/table size matches
|
|
FW_ASSERT(FW_NUM_ARRAY_ELEMENTS(this->m_dividers) == this->getNum_CycleOut_OutputPorts(),
|
|
static_cast<NATIVE_INT_TYPE>(FW_NUM_ARRAY_ELEMENTS(this->m_dividers)),
|
|
this->getNum_CycleOut_OutputPorts());
|
|
// copy provided array of dividers
|
|
for (NATIVE_UINT_TYPE entry = 0; entry < RateGroupDriver::DIVIDER_SIZE; entry++) {
|
|
// A port with an offset equal or bigger than the divisor is not accepted because it would never be called
|
|
FW_ASSERT((dividerSet.dividers[entry].offset==0)||(dividerSet.dividers[entry].offset < dividerSet.dividers[entry].divisor),
|
|
dividerSet.dividers[entry].offset,
|
|
dividerSet.dividers[entry].divisor);
|
|
this->m_dividers[entry] = dividerSet.dividers[entry];
|
|
// rollover value should be product of all dividers to make sure integer rollover doesn't jump cycles
|
|
// only use non-zero dividers
|
|
if (dividerSet.dividers[entry].divisor != 0) {
|
|
this->m_rollover *= dividerSet.dividers[entry].divisor;
|
|
}
|
|
}
|
|
this->m_configured = true;
|
|
}
|
|
|
|
RateGroupDriver::~RateGroupDriver() {
|
|
|
|
}
|
|
|
|
void RateGroupDriver::CycleIn_handler(NATIVE_INT_TYPE portNum, Svc::TimerVal& cycleStart) {
|
|
|
|
// Make sure that the dividers have been configured:
|
|
// If this asserts, add the configure() call to initialization.
|
|
FW_ASSERT(this->m_configured);
|
|
|
|
// Loop through each divider. For a given port, the port will be called when the divider value
|
|
// divides evenly into the number of ticks. For example, if the divider value for a port is 4,
|
|
// it would be called every fourth invocation of the CycleIn port.
|
|
for (NATIVE_UINT_TYPE entry = 0; entry < RateGroupDriver::DIVIDER_SIZE; entry++) {
|
|
if (this->m_dividers[entry].divisor != 0) {
|
|
if (this->isConnected_CycleOut_OutputPort(entry)) {
|
|
if ((this->m_ticks % this->m_dividers[entry].divisor) == this->m_dividers[entry].offset) {
|
|
this->CycleOut_out(entry,cycleStart);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
// rollover the tick value when the tick count reaches the rollover value
|
|
// the rollover value is the product of all the dividers. See comment in constructor.
|
|
this->m_ticks = (this->m_ticks + 1) % this->m_rollover;
|
|
|
|
}
|
|
|
|
}
|