mirror of
https://github.com/nasa/fprime.git
synced 2025-12-10 00:44:37 -06:00
36a07dd967
* Implementation of the offsets * Fix comment * Fix spell error * Changing configure interface by addind DividersSet * Update RPI topology * Removing numDivisors from call * Removing memset clear as the constructor handles zeroed initialization * Fixing ASSERT and removing m_numDivisors * Renaming divisersSet to diviserSet --------- Co-authored-by: Simone Morettini <simone.morettini@redwirespaceeurope.com> Co-authored-by: Michael D Starch <Michael.D.Starch@jpl.nasa.gov>
This component takes a primary clock tick in the system and divides it down to drive output ports. Constructor arguments define the divisors for each port. The dividers argument define the divisors for each port as well as an offset to allow the triggering for the rate group to be offset from each other. The output ports are meant to be connected to the input ports of rate groups to drive them at the correct rate. RateGroupDriverComponentAi.xml - XML definition of rate group driver component RateGroupDriverImpl.hpp(.cpp) - Implementation for rate group driver