Cosmetic changes to RateGroupDriver FPP

This commit is contained in:
bocchino 2021-06-23 19:37:58 -07:00
parent fb5277e1d8
commit e6a881591f

View File

@ -4,10 +4,10 @@ module Svc {
passive component RateGroupDriver {
@ Cycle input to the rate group driver
sync input port CycleIn: [1] Cycle
sync input port CycleIn: Cycle
@ Cycle output from the rate group driver
output port CycleOut: [$RateGroupDriverRateGroupPorts] Cycle
output port CycleOut: [RateGroupDriverRateGroupPorts] Cycle
}