2025-12-04 16:56:29 -08:00

18 lines
143 B
Fortran

module M {
port P
active component Active {
async input port p: P
}
passive component Passive {
output port p: P
}
}